**Highly Secure and Fast AES Algorithm Implementation on**

**FPGA with 256 bit key size**

Amrik Singh, Research Scholar, University of Petroleum & Energy Studies, Dehradun; & Associate Professor, Guru Teg Bahadur Institute of Technology, Delhi, amrik.singh.prof@gail.com

Dr. Yoginder Talwar, Scientist, National Informatics Centre, Delhi. talwar@nic.in

Dr. Ajay Prasad, Professor, University of Petroleum & Energy Studies, Dehradun;

aprasad@ddn.upes.ac.in

**Abstract**

The Block cipher AES is a symmetric key cryptographic standard used for transferring block of data in secure manner for server based communication networks, SCADA systems for Oil refinery, Oil and Gas Pipe Lines, and Smart Grids based applications. High level security of data transfer needs long key size i.e. 256 bits, analysis of certain ideas of round key expansion mechanisms from given key data are discussed and the same is implemented in FPGA configuration with 128 bits and 256 bits key size to achieve low latency, high throughput with high security.

*Keywords: Advance Encryption Standard, encryption, decryption, FPGA, VHDL, Virtex-5*

1. **Introduction**

In AES encryption, the input plain text and output cipher text with a block size of 128 bits and can be viewed as a 4x4 matrix of 16 bytes arranged in a column major format. It can use a key size of 128, 192, or 256 bits and correspondingly has 10, 12 or 14 iterations of round transformations respectively. Each round transformation has four sub transformations namely; Byte Substitution (BS), Row Shift (RS), Mix Column (MC), and Add Round Key (AK). In the last round Mix Column (MC) transformation is not included. The round keys are derived from the user defined cipher key as per the key schedule involving two components a) Key Expansion mechanism and b) Round key selection. The total number of expanded key bytes required for a complete cipher run is equal to the no. of block length bytes (Nb) multiplied by the number of rounds (N*r*) plus one. i. e. *Nb ( Nr+1)*. Thus the total number of expanded key bytes for key size of 128, 192, and 256 bits is going to be 176, 192, and 240 bytes respectively. The increasing of a given secure key to 256 bit size results in increasing the total no. of possible codes from 2128 to2256 and in turn good secured codes also increases accordingly. The brute force code breaking time will also get increased. The key expansion mechanism for 256 bits key size is considered to be the more secure for data block size of 128 bits whose implementation using FPGA will be discussed in this paper.

Highly secured AES algorithm implementation in FPGA data system is needed to protect data transmission between SCADA Control Server and Corporate Server of our critical integrated Corporate Industries of Petroleum, Electric Power Grids, Information Centre, Sever water control Infrastructures from cyber-attacks of national enemies, terrorist and disgruntled employees.

FPGA implementation scheme for AES algorithm has been chosen because of its low system development cost and development time, in turn has short marketing time for a product, in comparison to ASIC system designs. The product can be updated for improved performance by reprogramming its software since FPGA has the flexibility in redesign variations in FPGA. An FPGA implementation is an intermediate method between general purpose processors (GPPs) and application specific integrated circuits (ASICs), which is better than both GPPS and ASICs. FPGA scheme has wider applications than ASICs because its configuring software has broad range of functionality supported by reconfigurable nature of FPGAs. This scheme is also faster hardware solution than a GPP [7, 9, 11, and 13].

This paper deals with an FPGA implementation of AES encryption/decryption with data block size of 128 bits and key size of 256 bits, simulation and synthesis report results are compared with the other implementations as listed under [5, 6, 9, 10, 11, 12, and 13]. Our design uses key expansion module to generate round keys calculated as per theoretical calculations given in section 2 for key size of 256 bits, which matches exactly with that the key expansion of 256 bits cipher given in NIST documents. Our design approach uses lookup table approach implementation for S-box to achieve low latency as well as high throughput and is low complexity architecture.

**2.0 Modified Key Expansion of 128 bit key of AES in terms of bytes**

The key expansion of 128-bit key size in AES is defined in the following manner.

 The expanded key of Nb\*(Nr+1) =44 words is derived from the 4 words of the user defined key.

The first four (=4) words, W [0], …, W(3) of the expanded key are filled with the use defined original cipher key bits. The subsequent key words for all Nk≤ i < ( Nb\*(Nr+1))i.e. 4≤ i <44 alternatively i = (4,…, 43) are given by:

 W [i- Nk] ⊕ Rotbyte (bs(W[i-1])) ⊕ Rcon (i/ Nk) $∀$i = 0 (Nk)

W [i] =

 W [I - Nk] ⊕ W [i-1] $∀$i ≠ 0 (Nk)

First 4\* Nk (=16) bytes, defined as K0j: (k0, k1, k2, …, k15) of the expanded key are filled with the original 128 user defined bits in endian format. For subsequent rounds, the expanded key bytes at

n = {16, …, 175} are given by the following relations:

1. When n =0(mod 4\* Nk), the four consecutive key bytes at n to n+3 locations are obtained through:

Kn = kn-16 ⊕ bs (kn-3) ⊕ Rc(n/16)

Kn+1 = K (n+1)-16 ⊕ bs((kn-2))

Kn+2 = K (n+2)-16 ⊕ bs(kn-1)

Kn+3 = K (n+3) - 16 ⊕ bs(kn - 4)

1. The subsequent expanded key bytes for a particular round i.e. from (n+4)th byte to (n+15)th byte of kn, are obtained through: kn =kn-16 ⊕ kn-4

Alternatively, these expanded key bytes can be obtained in the form of round keys Kij through the following relations with the original key bytes filled at i = 0 & j=0,…, 15 in K0j .

For 0≤ i < 10

Ki+10  = Ki0 ⊕ bs(Ki13) ⊕ Rc (i+1)

Ki+11  = Ki1 ⊕ bs(Ki14)

Ki+12  = Ki2 ⊕ bs(Ki15)

Ki+13  = Ki3 ⊕ bs(Ki12)

Ki+14  = Ki4 ⊕ bs(Ki13) ⊕ Rc (i+1) ⊕ Ki0

 Ki+15  = Ki5 ⊕ bs(Ki14) ⊕ Ki1

Ki+16  = Ki6  ⊕ bs(Ki15) ⊕ Ki2

Ki+17  = Ki7 ⊕ bs(Ki12) ⊕ Ki3

Ki+18  = Ki8 ⊕ bs(Ki13) ⊕ Rc (i+1) ⊕ Ki0 ⊕ Ki4

Ki+19  = Ki9 ⊕ bs(Ki14) ⊕ Ki1 ⊕ Ki5

Ki+110  = Ki10  ⊕ bs(Ki15) ⊕ Ki2 ⊕ Ki6

Ki+111  = Ki11 ⊕ bs(Ki12) ⊕ Ki3 ⊕ Ki7

Ki+112  = Ki12 ⊕ bs(Ki13) ⊕ Rc (i+1) ⊕ Ki0 ⊕ Ki4 ⊕ Ki8

 Ki+113  = Ki13 ⊕ bs(Ki14) ⊕ Ki1 ⊕ Ki5 ⊕ Ki9

Ki+114  = Ki14  ⊕ bs(Ki15) ⊕ Ki2 ⊕ Ki6 ⊕ Ki10

Ki+115  = Ki15 ⊕ bs(Ki12) ⊕ Ki3 ⊕ Ki7 ⊕ Ki11

**2.1 Notations and Notions for 256 keys**

We use the data block size of 128 bits and key size of 256 bits here, use 14 rounds of iterations of round transformations.

Let for all round index i= 0,…, 14 and data byte index j=0,…, 14; key byte index l= 0,…,31;

X ij : j th text byte of i th round (in particular, X0j is the initial input plain text byte and is fixed).

X15j : j th cipher text byte.

K il : l th expanded key byte of i-th round (in particular K0l is the user defined key : k0l : (k0, k1, k2, …, k31))

W [i] = i-th key word of 32 bits.

K n : nth key byte, n= {0, 1, 2, …, 239}

N k= (key size) /32 =256/32=8.

N b= (block size) /32=128/32=4.

Nr= No. of cipher rounds =14.

**2.2 Modified Key Expansion of 256 bits key:**

The key expansion of 256-bit key size in AES is defined in the following manner.

 The expanded key of N b\*(Nr+1) =60 words is derived from the 8 words of the user defined key.

The first 8 words, W[0], …, W[7] of the expanded key are filled with the user defined original cipher key bits stored in big endian format. The subsequent key words for all N k≤ i < ( N b\*(Nr+1))i.e. 8≤ i <60 alternatively i = (8,…, 59) are given by:



First 4\* N k (=32) bytes, defined as K0j: (k0, k1, k2, …, k31) of the expanded key are filled with the original 256 user defined bits in big endian format. For subsequent rounds, the expanded key bytes at

n = {32, …, 239} are given by the following relations:

1. When n =0(mod 4\* N k), or in particular at n= 32,64,96,128,160,192,224, the four consecutive key bytes at n to n+3 locations are obtained through:

K n = kn-32 ⊕ bs (kn-3) ⊕ Rc (n/32)

Kn+1 = K (n+1) -32 ⊕ bs ((kn-2))

Kn+2 = K (n+2) -32 ⊕ bs(kn-1)

Kn+3 = K (n+3) -32 ⊕ bs(kn-4)

1. When n= 4(mod 32), ( or in particular n= 48, 80, 112, 144, 176, 208) the four consecutive key bytes in n to (n+3) locations are obtained through:

K n = k n-32 ⊕ bs [kn-4]

K n+1 = k (n+1) -32 ⊕ bs [kn-3]

K n+2 = k(n+2) -32 ⊕ bs [kn-2]

K n+3 = k(n+3) -32 ⊕ bs [kn-1]

1. The subsequent expanded key bytes for a particular round i.e. from (n+4) th byte to (n+31)th byte of k n, (or rest of n=33 to 239) are obtained through:

K n =kn-32 ⊕ kn-4

These expanded key bytes can be represented in the form of round keys K I j with round index i and byte

Index j , through the following relations with original key bytes filled at i = 0 & j = 0, …, 31 in K 0 j .

The expanded key bytes for the subsequent rounds i.e. 0 ≤ I < 8 are obtained through the following relations:

Ki+10  = Ki0 ⊕ bs(Ki29) ⊕ Rc (i+1)

Ki+11  = Ki1 ⊕ bs(Ki30)

Ki+12  = Ki2 ⊕ bs(Ki31)

Ki+13  = Ki3 ⊕ bs(Ki28)

Ki+14  = Ki4 ⊕ bs(Ki29) ⊕ Rc (i+1) ⊕ K i o

 Ki+15  = Ki5 ⊕ bs(Ki30) ⊕ K i 1

Ki+16  = Ki6  ⊕ bs(Ki31) ⊕ K i 2

Ki+17  = Ki7 ⊕ bs(Ki28) ⊕ K I 3

Ki+18  = Ki8 ⊕ bs(Ki29) ⊕ Rc (i+1) ⊕ K I4  ⊕ K I 0

Ki+19  = Ki9 ⊕ bs(Ki30) ⊕ K I 5 ⊕ K i 1

Ki+110  = Ki10  ⊕ bs(Ki31) ⊕ K I 6 ⊕ K I 2

Ki+111  = Ki11 ⊕ bs(Ki28) ⊕ K I 7 ⊕ K I 3

Ki+112  = Ki12 ⊕ bs(Ki29) ⊕ Rc (i+1) ⊕ K I 8 ⊕ K I4  ⊕ K I 0

 Ki+113  = Ki13 ⊕ bs(Ki30) ⊕ K I 9 ⊕ K I 5 ⊕ K i 1

Ki+114  = Ki14  ⊕ bs(Ki31) ⊕ K I 10 ⊕ K I 6 ⊕ K I 2

Ki+115  = Ki15 ⊕ bs(Ki28) ⊕ K I 11 ⊕ K I 7 ⊕ K I 3

Ki+116  = Ki16 ⊕ bs {(K I 12 ⊕ K I 8 ⊕ K I4  ⊕ K I 0  ⊕ bs(K I 29) ⊕ Rc (i+1)}

Ki+117  = Ki17 ⊕ bs { K I 13 ⊕ K I 9 ⊕ K I 5 ⊕ K i 1 ⊕ bs (Ki30)}

Ki+118  = Ki18 ⊕ bs { K I 14 ⊕ K I 10 ⊕ K I 6 ⊕ K I 2 bs (Ki31)}

Ki+119  = Ki19 ⊕ bs { K I 15 ⊕ K I 11 ⊕ K I 7 ⊕ K I 3 ⊕ bs (Ki28)}

Ki+120  = Ki20 ⊕ K i+1 16

 Ki+121 = Ki21 ⊕ K 1+1 17

Ki+122 = Ki22 ⊕ K i+1 18

Ki+123 = Ki23 ⊕ K i+1 19

Ki+124 = Ki24 ⊕ K i+1 20

Ki+125 = Ki25 ⊕ K i+1 21

Ki+126 = Ki26 ⊕ K i+1 22

Ki+127 = Ki27 ⊕ K i+1 23

Ki+128 = Ki28 ⊕ K i+1 24

 Ki+129 = Ki29 ⊕ K i+1 25

Ki+130 = Ki30 ⊕ K i+1 26

Ki+131  = Ki31 ⊕ K i+1 27

**2.5 Expanded Round keys for 256 bits key:**

Upon substituting the values in the expanded individual keys, it is observed that each round has a set of 32 bytes of the expanded key depending on the original 32 key bytes in the following pattern.

K0 to K31 are filled with the user defined key values. Subsequent key values are obtained using the following relation.

 K32 = k0 ⊕ bs(k29) ⊕ Rc1

K33 = k1 ⊕ bs(k30)

 K34 = k2 ⊕ bs(k31)

 K35 = k3 ⊕ bs(k28)

K36 = k4 ⊕ k32

K37 = k5  ⊕ k33

 K38 = k6 ⊕ k34

 K39 = k7 ⊕ k35

 K40 = k8 ⊕ k36

 …

 …

 …

 K47 = k15 ⊕ k43

 K48 = k16 ⊕ k44

 K49 = k17 ⊕ k45

K50 = k18 ⊕ k46

K51 = k19 ⊕ k47

K52 = k20 ⊕ k48

K53 = k21 ⊕ k49

 …

 …

 …

 K63 = k31 ⊕ k59

 …

 …

 …

 K239 = k207 ⊕ k235

These 32 byte oriented expanded round key of 256 bit may be calculated, stored for immediate use for operations in Mobile hand held systems rather than using look up tables, which will reduce memory requirements, for processing data in low end Spartan FPGA chips.

**3.0 FPGA Implementation of AES with 128 bits security key:**

Plain text data of 128 bits is encrypted using 128 bits round key in 10 rounds as shown in Fig.1 on left side and cipher text data is decrypted using the same set of round key but using in reverse order for decryption. For data encryption operation, in round one to round nine we perform BS, SR, MC, and AK transformation during each round and in round ten MC transformations is not included. For data decryption operation, the reverse order of rounds is followed. We perform inverse SR, inverse BS immediately after initial AK transformation using round key 10. During remaining 9 decryption rounds the same order of inverse transformations is used, but including inverse MC transformation in the beginning of the every round with round key number in reducing order. After last of AK transformation we get original plain text output data.

The input secret key of 128 bits is expanded into key for ten rounds of 128 bits each. The 128 bits secret key expansion operation is shown in Fig.2. Round key0 is used for first AK operation with plain text data during start of encryption. Round key1 is used for AK operation during round1 of encryption. Round key2 to round key10 are generated for AK operations, for rounds 2 to 10 as shown in the figure. Round keys generated during encryption are stored and utilized for AK operations of decryption also but are used in reverse direction.

When start pulse is given to the controller module, clock pulse, reset pulse, enable pulse and en/de pulse are generated by controller module. Controller module sends first reset and clock pulses to key generation module and encryption / decryption module, then send 0/1 signal to encryption/ decryption module for encryption or decryption operation depending signal level is 0 or 1 respectively. The input security key of 128 bits and input plain text / cipher text of 128 bits data are entered in key generation module and encryption / decryption module, respectively, on getting enable pulse from controller module as shown in Fig. 3. The encrypted/decrypted data of 128 bits is outputted at output port, and done pulse is generated by encryption/decryption module.



R Con [10]

Round Key 10

Round Key 9

 +

 +

 +

 +

 +

 Sub Byte

R Con [2]

R Con [1]

Round Key 1

Round Key 0

 +

 +

 +

 +

 Sub Byte

 +

 +

 +

 +

 Sub Byte

 +

 K0 K1 K2 K3

 K4 K5 K6 K7

 K8 K9 K10 K11

 K12 K13 K14 K15

 +

W36

W37

W38

W39

W4

W5

W6

W7

W40

W41

W42

W43

W0

W1

W2

W3

**Fig. 2. 128 bits Security key expansion operation.**

**3.1 FPGA Implementation of AES with 256 bits security key:**

Data transmission security level has been enhanced by using a secure key of 256 bit in place of 128 bit size and accordingly 240 bytes round expanded keys will be generated for fourteen rounds in place of 176 bytes for ten rounds respectively. The block diagram scheme for generation of round keys has been modified as shown in Fig. 4 in place of Fig. 2. Plain text data of 128 bits is encrypted in 14 rounds as shown in Fig.3 on left side and cipher text data is decrypted using the same set of round key but using in reverse order for decryption. For data encryption operation, in round one to round thirteen we perform BS, SR, MC, and AK transformation during each round and in round fourteen MC transformations is not included. For data decryption operation, the reverse order of rounds is followed. We perform inverse SR, inverse BS immediately after initial AK transformation using round key 14. During remaining 13 decryption rounds the same order of inverse transformations is used, but including inverse MC transformation in the beginning of the every round with round key number in reducing order. After last of AK transformation we get original plain text output data.

The input secret key of 256 bits is expanded into key for fourteen rounds of 128 bits each. The 256 bits secret key expansion operation is shown in Fig.4. The first half of 128 bits of given 256 bits security key are termed as round key0 and the second half as round key1. Round key0 is used for first AK operation with plain text data during start of encryption. Round key1 is used for AK operation during round1 of encryption. Round key2 to round key14 are generated for AK operations, for rounds 2 to 14 as shown in the figure. Round keys generated during encryption are stored and utilized for AK operations of decryption also but are used in reverse direction.

When start pulse is given to the controller module, clock pulse, reset pulse, enable pulse and en/de pulse are generated by controller module. Controller module sends first reset and clock pulses to key generation module and encryption / decryption module, then send 0/1 signal to encryption/ decryption module for encryption or decryption operation depending signal level is 0 or 1 respectively. The input security key of 256 bits data and input plain text / cipher text of 128 bits data are entered in key generation module and encryption / decryption module, respectively, on getting enable pulse from controller module as shown in Fig. 5. The encrypted/decrypted data of 128 bits is outputted at output port, and done pulse is generated by encryption/decryption module.

 128 bit plain text data 256 bits security key data 128 bits Plain text data

W (0,3)

W (0,3)

Add round key

Add round key

 Key Exp

Bytes subs

Round 1 Round 1

Inv. Bytes subs

Shift rows

Mix columns

Bytes subs

Shift rows

Inv. Shift rows

Inv. Misc column

 Add round keys key

Add round keys

\

W (4,7)

W (4,7)

Round 13 Round 13

Inv. Byte subs

Inv. Bytes subs

W (52,55)

Mix columns

Add round keys

Bytes subs

Shift rows

W (52,55)

Inv. Shift rows

Inv. Mix column

Add round key

Round 14 Round 14

W (56,59)

Inv. Bytes subs

Add round keys

Inv. Shift rows

128 bits cipher text

Add round key

 128 bits cipher text

W (56,59)

Encryption Decryption

**Fig.3. Data Encryption and Decryption with 256 bits security key**

K0,K1,K2….K14

K15

 Shift Byte

 +

 +

 +

 +

 +

 +

 +

 +

K31

K16, K17….K30

ROUND KEY 0

ROUND KEY 1

 Shift Row

 Sub Byte

 +

|  |  |  |  |
| --- | --- | --- | --- |
| W0 | W1 | W2 | W3 |

|  |  |  |  |
| --- | --- | --- | --- |
| W4 | W5 | W6 | W7 |

ROUND KEY 2

ROUND KEY 2

 R Con [1]

 

ROUND KEY 3

|  |  |  |  |
| --- | --- | --- | --- |
| W8 | W9 | W10 | W11 |

 Shift Row

 Sub Byte

ROUND KEY 4

 +

 +

 +

 +

 +

 R Con [2]

|  |  |  |  |
| --- | --- | --- | --- |
| W12 | W13 | W14 | W15 |

 Shift Byte

 +

 +

 +

 +

 +

 +

 +

 +

 +

 Shift Row

 Sub Byte

ROUND KEY 12

|  |  |  |  |
| --- | --- | --- | --- |
| W52 | W53 | W54 | W55 |

ROUND KEY 13

 R Con [14]

|  |  |  |  |
| --- | --- | --- | --- |
| W56 | W57 | W58 | W59 |

ROUND KEY 14

 **Fig. 4 256 Bits AES Security Key Expansion Operation**

 Reset

14 Round keys Data

Generation entity

Security key (255-0 )

Encryption/ Decryption entity

 En/ Dr

Encryption/Decryption data(127-0)

Done

 Controller

 Start

Plain text/ cipher text

Input data (127 - 0)

Enable

En/ Dec

CLK

**Fig. 5 Top Level Entity of Encryption and Decryption.**

**4.0 Simulation and Synthesis Results of 128 bit key:**

The design has been coded using VHDL and all the results are synthesized based on Xilinx ISE Software 12.4 version and target device used was xc5vtx240t-2-ff1759. The results of simulation of encryption/decryption with security key of 128 bits with 128 bits input data, all 128 bits of one value are shown in Fig. 6. We find encrypted data at transmitter output as quite in random order, since AES algorithm ensures good dispersion and confusion of transmitted data. Simulation results also show that input plain text data is properly ciphered in encryption operation and when ciphered text is given as input to decryption operation, deciphered data is found to be the original input data of encryption operation. All the round keys generated during encryption operation are found to be the same as given in NIST documents for security key of 128 bits.



Fig. 6 Simulation results with all the 128 input data bits as “ones”.

Synthesis reports for 128 bits security key are generated for AES algorithm based on Xilinx ISE software 12.4 versions for target device xc5vtx240-2-ff1759 are generated. Synthesis report data generated is given below.

1. No. of ROMs : 360

2. No. of Flip Flops: 10240

3. No. of input and output pins: 515

4. No. of Slice LUT’s: 19974

5. Clock period: 2.115nS

6. Maximum Frequency: 472.82 MHz

7. Delay: 2.115nS

8. Throughput: 64 GBPS

**4.1 Simulation and Synthesis Results**

The design has been coded using VHDL and all the results are synthesized based on Xilinx ISE Software 12.4 version and target device used was xc5vtx240t-2-ff1759. The results of simulation of encryption/decryption with security key of 256 bits with 128 bits input data, all zero value and all 128 bits of one value are shown in Fig. 8 and Fig. 9 respectively. Simulation results shows that input plain text data is properly ciphered in encryption operation and when ciphered text is given as input to decryption operation, deciphered data is found to be the original input data of encryption operation. All the round keys generated during encryption operation are found to be the same as given in NIST documents for security key of 256 bits [1, 2, 4, and 8].



Fig. 7 Simulation results with all the 128 input data bits as ‘’zeros’’.



Fig. 8 Simulation results with all the 128 input data bits as ‘’ones’’.

Synthesis report for 256 bit security key is generated for AES algorithm based on Xilinx ISE software 12.4 versions, for target device xc5vtx240-2-ff1759, the report data is given below.

1. No. of ROMs: 500

2. No. of Flip Flops: 14336

3. No. of input and output pins: 642

4. No. of Slice LUT’s: 27517

5. Clock period: 2.115nS

6. Maximum Frequency: 472.82 MHz

7. Delay: 2.115nS

8. Throughput: 64 GBPS

**5.0 Comparisons of results of AES algorithm with 128 bit and 256 bit security keys**

Two schemes of FPGA implementations of 128 bit data block size with 128 bits security key and 256 bits security key respectively have been presented in this paper along with results reported by other authors. The comparative table clearly shows that our pipe lined architecture using look up tables for S-blocks are better in terms of latency, throughput and higher security with 256 bits security key.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Design | Device used | Area/Slices used | Throughput Megabits/sec | Throughput Megabits/Slice | Maximum frequency in MHz |
| 1. K. Gaj & P. Chodowiec [5 ] | XCV1000BG560-6XC2S30-6 | 2902222; GRAM-3 | 331.5166 | -----0.132 | -----60 |
| 2. Dandalis [ ] | XCV-1000 | 5673 | 353.0 | 0.062 | ----- |
| 3. Elbirt et.al [10 ] | XCV1000-4 | 10992; BRAM-0 | ----- | ----- | 31.8 |
| 4. Mcloone [12 ] | XCV812E-8 | 2000; BRAM-224 | ----- | ----- | 93.3 |
| 5. Helion | Virtex 4-11 | 1016 | ----- | ----- | 200.0 |
| 6. G. Rouvroy | XC3S50-4 | 163BRAM-3 | 208 | 1.26 | 71 |
| 7. Swinder Kaur [9 ] | Virtex2 p-7 | 6279; BRAM-5 |  |  | 119.95 |
| 8. Amandeep [13 ] | XC2VP30-5-FF896 | 1127 | ----- | ----- | 247.3 |
| 9. Thulasimani [11] | XC-2V600BF-957-6 | 2943 | 666.7 | 0.226 | ----- |
| 10. Our Design AES-  128 bits security  key | XC5VTX240T-2FF1759-2 | 10240;BRAM-0 | **4720** | **0.460** | **472.8** |
| 11. Our Design AES-  256 bits security  key | XC5VTX240T-2FF1759-2 | 14336;BRAM-0 | **4720** | **0.329** | **472.8** |

Table : Comparison of results for FPGA implementation of AES

**6.0 Conclusions**

This system requires 515 input and output ports for the proposed FPGA implementation. The requirement of input and output ports is very large, which can be reduced considerably by using internal serial to parallel registers for input security key and input data respectively, and parallel to serial register for output data inside FPGA device to reduce pin count from 384 to 3 for I/O ports. A few research papers have been reported with security key of 256 bits, but need is felt for increasing the security level for AES implementation. In this paper an attempt has been made for designing highly secured AES Implementation on FPGA with long size key for data transmission between Server system and other connected corporate business computers for Petroleum Industry and other Industries. Hand held mobile secured system is also suggested for field application design, using S-Box optimized by composite field arithmetic (CFA) method for reducing multiplication inversion calculations to reduce chip area and cost and security enhanced by using masking technique of S-Boxes data.

**References**

 [1] J. Daemen and V. Rijmen. AES proposal: Rijndael. In AES Round 1 Technical Evaluation, NIST

 1998. (see: http:// [www.esat.kuleven.ac.be/rijmen /rijndael/](http://www.esat.kuleven.ac.be/rijmen%20/rijndael/), <http://www.nist.gov/aes>)

[2] N. ferguson, R. Schroeppel, D. Whiting. A simple algebraic representation of Rijndael,

 Selected Area in Cryptography, SAC 2001, LNCS 2259, Springer-Verlag, 2001, pp.103-111.

[3] Courtois, N.T. and J. Pieprzyk: Cryptanalysis of Block Ciphers with over defined Systems of

 Equations. Accepted by, Asiecrypt 2002, Dec 2002. (See: http://eprint.iacr.org/2002/044).

[4] Y. Talwar, C.E. Veni Madhavan, N. Rajpal, “On the key expansion mechanisms of the AES

 Ciphers: Rijndael, Serpent”.

[5] P. Chdowiec, K. Gaj, “Very compact FPGA implementation of the AES algorithm”, Cryptographic

 hardware and embedded systems (CHES 2003), LNCS vol. 2779, pp. 319-333, Springer-Verlog,

 October 2003.

[6] G. Rouvroy, F.X. Standaert, J.J. Quisquater, J.D. Legat, , Compact and efficient

 encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for

small embedded applications, Proceedings of the international conference on Information Technology: coding and computing 2004 (ITCC 2004), pp. 583-587, vol. 2, April 2004.

 [7] Tim Good and Mohammed Benaissa, “AES on FPGA from the Fastest to the Smallest”, CHES

 2005, LNCS 3659, pp. 427-440, 2005. Springer-Verlog Berlin Heidelberg 2005.

[8] Y. Talwar, C.E. Veni Madhavan, Navin Rajpal, “On Partial Linearization of Byte Substitution

 Transformation of Rijndael-The AES”. Journal of Computer Science 2(1): 48-52, 2006,

ISSN1549-3636 © 2006 Science Publications.

[9] Swinder Kaur and Prof. Renu Vig, “Efficient Implementation of AES Algorithm in FPGA Devices”.

 International Conference on Computational intelligence and Multimedia Applications 2007, DOI

 10.1109/ICCIMA-2007.250, pages 179-187,0-7695-3050-8/07, IEEE-(2007) Volume2, pp 179-187.

[10] A. J. Elbirt, W. Yip, B. Chatwynd and C. Paes, “An FPGA implementation and performance

 Evaluation of the AES block cipher candidate algorithm analyst”, Presented at Proc.3rd AES Conf.

(AES). Available: http:// csrc.nist.gov/encryption/AES/round2/conf3/aes3 paper.html.

[11] Thulasimani L. and Madheswarn, “A Single Chip Design and Implementation of AES-128/192/256

 Encryption Algorithms”, International journal of Engineering Science and Technology (IJEST);

 ISSN: 0975-5462, Vol.2(5), 2010, 1052-1059.

[12] M. McLoone and J. V. McCanny, “Rijndael FPGA implementation utilizing look-up tables” , in

 IEEE Workshop on Signal processing systems, Sept. 2001, pp. 349-360.

[13] Amandeep Kaur, Puneet Bhardwaj and Naveen Kumar, “FPGA Implementation of Efficient

Hardware for the Advanced Encryption Standard”, in IJITEE; ISSN: 2278-3075, Volume-2, Issue-3, ebruary 2013.

**Amrik Singh** got graduation in Electronics and Telecommunication Engineering from Institution of Engineers, Kolkata, India, Master in Engineering in Electronics and Communication Engineering branch, Delhi College of Engg., University of Delhi. Presently he is working as Ph. D Research Scholar (part time) at University of Petroleum and Energy Studies, Dehradun, India. He is working as Associate Professor in ECE Department, Guru Tegh Bahadur Institute of Technology, New Delhi.



**Dr. Yoginder Talwar** received his graduation in Electronics and Telecommunication Engineering from Institution of Electronics and Telecommunication Engineers, New Delhi, received his Master in Engineering from Delhi College of Engineering, University of Delhi, India in 1998, and received his Ph. D from Guru Gobind Singh Indraprastha University, Delhi, India in 2006. Presently he is working as senior Scientist in Cyber Security Department at National Informatics Centre, New Delhi.



**Dr. Ajay Prasad** received his Ph.D. in Computer Science and Engineering, in the area of Cloud security, M. Tech. in Computer Science & Engineering, MCA, B.Sc. (PCM), and GATE in 2006. He has more than 14 years teaching experience at various Institutions. He is reviewer in reputed journals and is Life Member of various reputed professional Organizations. Presently he is a Professor in the department of Information Technology, University of Petroleum and Energy Studies, Bidoli, Dehradun.

 